In recent years, there has been considerable interest in single-electron devices using the Coulomb blockade effect for future large-scale integrated circuit applications. A single-electron memory cell can offer the advantages of small size, low power, and the precise control of a small number of electrons. For flexibility of integration with present-day systems, a single-electron memory cell compatible with complementary metal-oxide-semiconductor ͑CMOS͒ technology is required. Several designs of singleelectron memory cells in silicon have been demonstrated, [1] [2] [3] where single-electron charging in a single island or a distribution of nanocrystalline islands is sensed as a shift in the threshold voltage of a transistor. Stone and Ahmed 4 have demonstrated an alternative configuration, where a singleelectron transistor ͑SET͒ consisting of a multiple tunnel junction in silicon-on-insulator ͑SOI͒ material precisely controls a small number of stored electrons on a memory node. The charge is then sensed in the current of a SET electrometer. However, a SET has low voltage gain ͑typically less than 1͒, and an amplification stage may also be necessary before integration with CMOS devices is possible.
In this letter, we discuss the design and operation of an integrated SET/metal-oxide-semiconductor field-effect transistor ͑MOSFET͒ memory cell, or lateral single electron memory ͑L-SEM͒, 5 where the SET is in the form of a multiple tunnel junction. The negligible conductance of the SET when it operates within the Coulomb gap is used to control the charge on a memory node, leading to two different states of the memory-node voltage separated from each other by the Coulomb gap. The memory node forms the MOSFET gate and the memory states are sensed in the MOSFET current. Because of the SET/MOSFET integration in this memory design, our device is a gain cell with the advantage that it can be directly integrated with conventional CMOS circuitry.
The integrated SET/MOSFET memory cell is fabricated in SOI material, as shown in the schematic in Fig. 1͑a͒ . A nanowire SET 6 is defined in the upper silicon layer of the SOI material and connected to the memory node, which is also the gate of an n-channel MOSFET fabricated in the substrate silicon layer. In a common-source configuration, the SET and MOSFET are biased using word-line voltage Coulomb gap is varied by applying a voltage on the side gates, shown in Fig. 1͑a͒ . An optical micrograph of an L-SEM cell fabricated in SOI with a ϳ40-nm-thick upper silicon layer, ϳ40-nm-thick buried oxide, and a lightly doped p-type substrate is shown in Fig. 1͑b͒ . The upper silicon layer was heavily doped n type by arsenic implantation ͑8ϫ10 13 cm Ϫ2 at 35 kV͒. The channel region was implanted p type with boron (2ϫ10 12 cm Ϫ2 at 55 kV and 5 ϫ10
12 cm Ϫ2 at 75 kV͒. The substrate source/drain contact regions, separated by 8 m, were heavily doped n type by phosphorous implantation (2ϫ10 15 cm Ϫ2 at 75 kV͒. A heavily doped p-type substrate contact was also defined using boron implantation (1ϫ10 15 cm Ϫ2 at 50 kV͒. Highresolution electron-beam lithography using polymethylmethacrylate electron-beam resist, followed by etching in a CF 4 /SiCl 4 reactive-ion plasma defined the SET ͑a 50-nm-wide and 1-m-long side-gated nanowire͒ and the memory node. An oxide layer of ϳ20 nm thickness was thermally grown to thin and passivate the nanowire.
The drain-source current as a function of the gate voltage at 4.2 K in a MOSFET without a coupled SET is shown in Fig. 2͑a͒ . The inset shows the corresponding drain-source current-voltage characteristics. The peak transconductance is 14 mS/mm. Figure 2͑b͒ shows single-electron conductance oscillations in the nanowire of a SET test device as a function of the side-gate voltage at 4.2 K. The inset shows the corresponding nanowire current-voltage characteristics at a fixed side-gate voltage, where there is a zero-current Coulomb gap of 0.12 V. If the side-gate voltage is reduced, the gap tends to increase until eventually the current pinches off. If the side-gate voltage is increased, the gap tends to decrease, and ultimately single-electron charging effects disappear completely. The process is accompanied by an oscillation in the width of the gap as a function of side-gate voltage. The single-electron charging effects result from the creation of a multiple tunnel junction system associated with nonuniformity in the dopant distribution and in the surface structure along the nanowire. 6 The quantitative characteristics of the multiple tunnel junction depend on the exact device structure and can be controlled by the side-gate electric field.
The electrical characteristics of an integrated SET/ MOSFET memory cell at 4.2 K are shown in Fig. 3 . A clear hysteresis is seen in the MOSFET drain-source current when the word-line voltage is swept cyclically, corresponding to a shift in the operating point of the MOSFET. The hysteresis is strongly modulated by the SET side-gate voltage. The characteristics are not strongly dependent on sweep rate and the hysteresis can be observed for sweep times in excess of one hour. We explain the hysteresis with reference to the schematic of Fig. 1͑a͒ assuming for simplicity a fixed, symmetric Coulomb gap in the SET between ϪV c and ϩV c . With the word-line voltage initially at zero, the voltage across the SET is within the Coulomb gap and the SET current is zero. As the word-line voltage increases such that the SET voltage exceeds V c , charge is transferred onto the memory node in order to maintain the SET voltage at V c . The increase in the memory-node voltage is detected as an increase in the MOSFET current. If the word-line voltage sweep is now reversed, the SET voltage immediately falls below V c so that it is not possible for the memory node to discharge, and a constant MOSFET current is sensed. Finally, when the SET voltage falls to ϪV c , the memory node begins to discharge and the MOSFET current falls. There are two different memory-node states corresponding to memory-node voltages separated by the total SET gap of 2V c , and this leads to a hysteresis in the MOSFET characteristics. Experimentally, the width of the hysteresis is not constant because the SET Coulomb gap is not invariant. This behavior is discussed in more detail later.
The hysteresis in Fig. 3 is influenced by the SET sidegate voltage. When the side-gate voltage is Ϫ3 V, conduction in the nanowire is pinched off, isolating the memory node from the word line, and the MOSFET current is nearly constant. At the other extreme of ϩ4 V, nanowire conduction is enhanced to an extent that a Coulomb gap does not exist. The SET acts as a resistor in series with the memory node and the memory cell characteristics are not hysteretic. At all intermediate side-gate voltages, the Coulomb gap in the SET separates the memory-node voltage and a hysteresis is seen. With higher side-gate voltages, the Coulomb gap tends to become smaller and the hysteresis is reduced, as seen in Fig. 3 . Figure 4 shows the hysteresis in a memory cell at 0 V SET side-gate voltage and 4 V drain-source voltage, as the word-line voltage is swept between 1.8 and 2.6 V. Four different sweeps over different voltage ranges demonstrate that the hysteresis is universal. The rounding of the hysteresis curve corners is caused by a nonabrupt transition between the conducting and Coulomb gap regions in the SET.
The memory cell described here incorporates a relatively large MOSFET and the two memory states correspond to a difference of around 10 6 electrons on the memory node. However, the memory node is easily scalable to much smaller sizes and can potentially operate with very few electrons. The low capacitance in such a scaled-down cell should give fast read and write cycles. Higher temperature operation up to 77 K or more may also be possible by optimizing the SET design.
An interesting feature in Figs. 3 and 4 is the observation of clear steps in the MOSFET current which we attribute to the effect of single-electron conductance oscillations in the SET. Although the applied SET side-gate voltage is fixed, increasing the word-line and memory-node voltage implies effective reduction in the side gate to nanowire voltage. The nanowire conductance therefore oscillates in a manner qualitatively similar to the characteristics in Fig. 2 , accompanied by a modulation of the width of the Coulomb gap. If the Coulomb gap increases, the SET moves into the zero-current regime and the memory-node voltage remains constant until the new Coulomb gap is overcome at a higher word-line voltage. We observe this as a step in the MOSFET current. We also note that with increasing word-line voltage, the relative side-gate to nanowire voltage ultimately falls to an extent that the SET is pinched off and the MOSFET current saturates. This effect can be seen in the characteristics in Fig.  3 where the side-gate voltage is Ϫ2 V.
In conclusion, we have described the operation of a new memory cell, the L-SEM, at 4.2 K. A side-gated nanowire SET and a memory node are defined in the upper silicon layer of SOI material. The memory node forms the gate of a MOSFET with its channel defined in the substrate of the SOI material. There are two different states of the memory-node voltage, separated by the single-electron transistor Coulomb gap. The L-SEM is a gain cell which can be directly coupled to CMOS circuitry. Optimization of the SET should permit the operation of this cell at 77 K or higher temperatures.
